\x89\x50\x4E\x47\x0D\x0A\x1A\x0A PNG  \x89\x50\x4E\x47\x0D\x0A\x1A\x0A (a(aW3gL"o'@ EE0E*E@6E;E@EIEA@TE@WE^EkEtE }E#@ E#H E#P E` E y9= E 'EEEEEEFF@F  F*'F3F*@FFXFhFyFF@FFѲF F*@ F. F F G! G@!-G!>G!JG"ZG "oGR@"G*"G"GR#G@#G`#GZ#G#H$H#@$H#H$H$(H$4H@%@H?%EH)&LH &ZHD@&iH&rH&Hw'HB@BBC: C@!vCC@*C@7C@HC@VC@aC@mC@C@D8DDvDD?6@"`EsHHHx@HHu KH@0H- y!!vH@HHHH@H5HI@II#I8I@=I 0CI"II$@L&:?PIK\I&@bI(oI*{I I,@I.I0I2I4@I"I_Ia {<AZGDv@AZ~Wg*}@0 @`"-:*L@\#Pp@&&+3?*E7@K`QX_+j@v @` @@@!`(8AO@Y*@?k?~???@@@AA  A@A6AIB]BpBBCCD@D@ELEMGGH@H`HHH,H3I? IS!Im"I|#I@IAIBICIDIEIFIGIHIIIJIKI.LIBMIOI\IjKnKU KsL@LLMMM@NNOQQR@RR*RS%@S+S1S>TD)VR@VXV_VjWy@WWW@Z\@\\\]]I]K^^^!_$@_*_3_;`B@`Jo`Ro`_oa@ambw&@bbbc?@c`cgcde@e3eee Pff"f0*g=@gFgKgYhd@hthhijk@kkjkVoop@pp&q- q2@q>qQq_@rnArssAtuu u uuv v@v$v7vBw[@wqw{xR@xxxyyz z@zzzzz&{/{7CMT_p@ @))@+>Ngt@7@`D7@`**@$/8AP>_@ku''@@|a@J@K@xJ)J8%?4?@EtXhy@ v  * @2*(x@pDq@HLQ( K1@K5'K6-K7  P0@W**@*=?@HK ZK]K*@fKoK  }K@K @"H 0@&1@5=1 %H@R\aOKKK,MK@KKKKL L@L`/LQ3L*"u@?L` LLXLkL@~L L L L LM@ L@LbLLL@LAM M@@`M!MA@(M)@3M{6M?M@KMWM5II]MlMyMM M@MMMM_@M)MsM| NN%NL@  :5@-N:NY@NSQN*@jNSN}N N@ >%~ N N&*'N@'N' p ?# @4 B R ?h @|  ?  =@  ?  @ 'K#@`(k\l\\-\2\@:\+VJ\) Z\P@a\i\y\@K\\j\3 \@\*]]*@+] 7]>]wVFK B]@0!*P]@(qs @K{@\)#|@Y])J)J@@]@\^e^"? v^3}^^^A^^@^ ^^ ^.^@^ ^^*\*@^^^j^j  ____@__#_```$`-`@5`*E`Y`c`@_o`8Iײ`ײ@`ٲ`۲`ݲ`@```߲`@```@`` @@4?:?L?V?g?@x??w2?)@?)`????@?3`?@@@@ @+@4@@>@H@P@ X@@ a@ k@R }@3 @ @@ @ @ @ @@ @ @ @ @@ @ @ @AAK@#A3#A#!$)0@$&A$/A$FA%UA@%%fA)%xA)%a>&A@&A&A'A'A(A@(   ² 3 &IJ 3Ʋɲz v˲ vͲ vϲ Ҳ Բ ֲ ز ڲ ܲ ޲ *        # D *  && #    #&&      |t   & & * 9     ! # I% &' &) QD+ - V/ &1 3  5 q7 *9 = ? A C E G I K *D#M jO QTU y @ W qY [ ] _d Ubdddd ee#@)e`3eAePefeoe @ye`eeeec@e`eeedee\@'qeg0ifk@ fm[ngȲ/LQfp@"ft/fv;fvKfp/L& \f M  # df) s pf@ fvf Pfzfz@fzfzf|f|@f~ff|@hf( ٮjg g*g 9g@`DglɲPg\f@qo ser su xyfgwg}g @@`KEH)UJonhq$@ /Lg g "Z o'K`*z@w x{ x} x qxxg(Lٮ@>]) q gg g gg 4@g*ggssaj\hh2hHh^hxhhhyjjsh @h h i i 5i  Nix7Ri  Nix7ni i  qNix7i i i i i i j #j 5j Oj jj j j j j j k k 7k Lk fk  7kk#k  Nixk  #Nixٮk k k l $l 9l Wl  Nixvl ųl ųl ųl ųl l  m  m 6m Hm [m om m mo'mbm(@?m=@m?m#m Գ&$/ ֳԳ(T'Kڳ@0ٳӳm @n >!n  \@9n Hn  5an rn @n n n }# /Lg\n n l% s/Lg\n  g9o  so#%o  s6o  /LgGo  [o /Lgdo zo ro o  7o  7o  7Ko  7Ko  p #p  Nixv!:p  NixkW!#Op  xsep vp ųp ųp ip  Nixp p q  Nix7q 3q ųHq  x/Lg@`q rq r ܳq q @q C \q q qrr(r:r0jj\\ \ysLrgrrrrrrrs -0y%ss1sFs[ssss 3ssssss 6y&s\\"t%t:tOtdt|t\tttttt\y  uu-uɲ:u^upuuulj"\ uuuuu Hv!v7vGvWvmvvvvljvvsv&w3w?w(\wnwwwwwwwxx5xHx[xpxxxxxjɲs xyy'y:yWyyyyjss s_y @y > y cy @ z f !)zAl3z hFz ų sjz kz z z z z rz { { :{ @O{ ųs{ ų{ >{ { { k{ @{  |  | k  0\5| M| _| @t| | | ų| ų| ų Nixe|5 } } >2} N} ųj} @~} } } } k} } } ~ >$~ ų@~ X~ l~ k s\~~ ~ r~ ~ ų~ @~   s,^K*8  hȲ,^H _ kt  s`  r      ( >< @P >f  @ #5  À ų   ) @ U >i  ų @ Ł ܁  > $ C a @w    Ղ ų ų  > &C*#4 ӴK b v @   ҃    qNix7) ޴E _ ųy   ų҄ ų ų  ' F d ų ų  Ņ ܅    ! : T k    ņ ܆   * B ] x   ȇ    . H b {   ˈ    1 M i    ։    % ? X r    ي    3 N e ~    ֋    , E ^ w    ֌  8  : [<R =j,Jiƍl- C!F@ EF7 Gj A J'FdҎ.FW @l ų ų ųǏ ųߏ @ @  ų Nix / WE @Y u ų ų > >Ґ > > >  &C* c? X r   ųƑ ų ų @  ų$ @8 ųP ųk ų ų @ ųɒ @ݒ @ ų  ų# ų; @O ųg ų ų  ғ     gE y$ >)0>(IP_2@Dhs0 y( >)~ I_2@ HM !ɔ@֔hs)e99g @  >/ @ !)zT v  ŕ ų ų ų3 Y   ųʖ ų ų 8 ^ ų ų ųɗ ޗ @ #ș pci_extra_devmsr_offsetmmio_offsetmsr_offsetspci_offsetsmmio_offsetsintel_uncore_typenum_boxesperf_ctr_bitsfixed_ctr_bitsnum_freerunning_typesperf_ctrevent_ctlevent_mask_extfixed_ctrfixed_ctlbox_ctlbox_ctlsmmio_map_sizenum_shared_regssingle_fixedpair_ctr_ctlbox_idsunconstraintedpmusevent_descsfreerunningtopologyget_topologyset_mappingcleanup_mappingintel_uncore_pmupmu_idxactiveboxesboxesintel_uncore_opsinit_boxexit_boxdisable_boxenable_boxdisable_eventenable_eventread_counterget_constraintput_constraintuncore_event_descfreerunning_counterscounter_basecounter_offsetbox_offsetbox_offsetsintel_uncore_topologyintel_uncore_boxdieidn_activehrtimer_durationintel_uncore_extra_reguncore_iio_topologypci_bus_nouncore_upi_topologydie_topmu_idx_tountypediioupiEXTRA_REG_NHMEX_M_FILTEREXTRA_REG_NHMEX_M_DSPEXTRA_REG_NHMEX_M_ISSEXTRA_REG_NHMEX_M_MAPEXTRA_REG_NHMEX_M_MSC_THREXTRA_REG_NHMEX_M_PGTEXTRA_REG_NHMEX_M_PLDEXTRA_REG_NHMEX_M_ZDP_CTL_FVCnhmex_uncore_cpu_init__uncore_iperf_cfg_show__uncore_qlx_cfg_show__uncore_xbr_mask_show__uncore_xbr_match_show__uncore_xbr_mm_cfg_showboxnhmex_rbox_msr_enable_eventnhmex_rbox_hw_confignhmex_rbox_put_constraintnhmex_rbox_get_constraint__uncore_pld_show__uncore_iss_show__uncore_map_show__uncore_pgt_show__uncore_fvc_show__uncore_thr_show__uncore_dsp_show__uncore_filter_mask_show__uncore_filter_match_show__uncore_filter_cfg_en_show__uncore_set_flag_sel_show__uncore_inc_sel_show__uncore_flag_mode_show__uncore_wrap_mode_show__uncore_storage_mode_show__uncore_count_mode_shownhmex_mbox_msr_enable_eventnhmex_mbox_hw_confignhmex_mbox_put_constraintnhmex_mbox_get_constraintnew_idxmodifynhmex_mbox_alter_ernhmex_mbox_put_shared_regnhmex_mbox_get_shared_regnhmex_sbox_msr_enable_eventnhmex_sbox_hw_confignhmex_bbox_msr_enable_eventnhmex_bbox_hw_confignhmex_uncore_msr_enable_eventnhmex_uncore_msr_disable_eventnhmex_uncore_msr_enable_boxnhmex_uncore_msr_disable_boxnhmex_uncore_msr_exit_boxnhmex_uncore_msr_init_box__uncore_mask_show__uncore_match_show__uncore_counter_show__uncore_thresh8_show__uncore_inv_show__uncore_edge_show__uncore_umask_show__uncore_event5_show__uncore_event_showpci2phy_mappbus_to_dieidintel_uncore_init_funpci_initmmio_inituse_discoveryuncore_units_ignoreintel_uncore_exitintel_uncore_inituncore_event_cpu_onlineallocate_boxesuncore_event_cpu_offlineuncore_box_unrefuncore_pci_exituncore_pci_bus_notifyuncore_pci_sub_bus_notifyuncore_pci_removeuncore_pci_pmu_unregisteruncore_pci_probeuncore_pci_pmu_registeruncore_pci_find_dev_pmusetiduncore_type_inituncore_type_exituncore_pmu_registerpmu_nameuncore_get_alias_nameuncore_get_attr_cpumaskuncore_pmu_disableuncore_pmu_enableuncore_pmu_event_inituncore_pmu_event_readuncore_pmu_event_deluncore_pmu_event_adduncore_pmu_event_stopuncore_pmu_event_startuncore_assign_eventsuncore_collect_eventsuncore_alloc_boxuncore_pmu_cancel_hrtimeruncore_pmu_start_hrtimeruncore_pmu_hrtimeruncore_perf_event_updateuncore_shared_reg_configuncore_put_constraintuncore_get_constraintuncore_mmio_read_counteruncore_mmio_exit_boxuncore_msr_read_counteruncore_pmu_to_boxuncore_event_show__find_pci2phy_mapuncore_free_pcibus_mapuncore_device_to_dieuncore_die_to_segmentuncore_pcibus_to_dieiduncore_access_typeUNCORE_ACCESS_MSRUNCORE_ACCESS_MMIOUNCORE_ACCESS_PCIUNCORE_ACCESS_MAXSNBEP_PCI_QPI_PORT0_FILTERSNBEP_PCI_QPI_PORT1_FILTERBDX_PCI_QPI_PORT2_FILTERSNBEP_PCI_UNCORE_HASNBEP_PCI_UNCORE_IMCSNBEP_PCI_UNCORE_QPISNBEP_PCI_UNCORE_R2PCIESNBEP_PCI_UNCORE_R3QPIIVBEP_PCI_UNCORE_HAIVBEP_PCI_UNCORE_IMCIVBEP_PCI_UNCORE_IRPIVBEP_PCI_UNCORE_QPIIVBEP_PCI_UNCORE_R2PCIEIVBEP_PCI_UNCORE_R3QPIKNL_PCI_UNCORE_MC_UCLKKNL_PCI_UNCORE_MC_DCLKKNL_PCI_UNCORE_EDC_UCLKKNL_PCI_UNCORE_EDC_ECLKKNL_PCI_UNCORE_M2PCIEKNL_PCI_UNCORE_IRPHSWEP_PCI_UNCORE_HAHSWEP_PCI_UNCORE_IMCHSWEP_PCI_UNCORE_IRPHSWEP_PCI_UNCORE_QPIHSWEP_PCI_UNCORE_R2PCIEHSWEP_PCI_UNCORE_R3QPIBDX_PCI_UNCORE_HABDX_PCI_UNCORE_IMCBDX_PCI_UNCORE_IRPBDX_PCI_UNCORE_QPIBDX_PCI_UNCORE_R2PCIEBDX_PCI_UNCORE_R3QPIIIO_TOPOLOGY_TYPEUPI_TOPOLOGY_TYPETOPOLOGY_MAXperf_uncore_iio_freerunning_type_idSKX_IIO_MSR_IOCLKSKX_IIO_MSR_BWSKX_IIO_MSR_UTILSKX_IIO_FREERUNNING_TYPE_MAXSKX_PCI_UNCORE_IMCSKX_PCI_UNCORE_M2MSKX_PCI_UNCORE_UPISKX_PCI_UNCORE_M2PCIESKX_PCI_UNCORE_M3UPISNR_QAT_PMON_IDSNR_CBDMA_DMI_PMON_IDSNR_NIS_PMON_IDSNR_DLB_PMON_IDSNR_PCIE_GEN3_PMON_IDperf_uncore_snr_iio_freerunning_type_idSNR_IIO_MSR_IOCLKSNR_IIO_MSR_BW_INSNR_IIO_FREERUNNING_TYPE_MAXSNR_PCI_UNCORE_M2MSNR_PCI_UNCORE_PCIE3perf_uncore_snr_imc_freerunning_type_idSNR_IMC_DCLKSNR_IMC_DDRSNR_IMC_FREERUNNING_TYPE_MAXICX_PCIE1_PMON_IDICX_PCIE2_PMON_IDICX_PCIE3_PMON_IDICX_PCIE4_PMON_IDICX_PCIE5_PMON_IDICX_CBDMA_DMI_PMON_IDperf_uncore_icx_iio_freerunning_type_idICX_IIO_MSR_IOCLKICX_IIO_MSR_BW_INICX_IIO_FREERUNNING_TYPE_MAXICX_PCI_UNCORE_M2MICX_PCI_UNCORE_UPIICX_PCI_UNCORE_M3UPIperf_uncore_icx_imc_freerunning_type_idICX_IMC_DCLKICX_IMC_DDRICX_IMC_DDRTICX_IMC_FREERUNNING_TYPE_MAXperf_uncore_spr_iio_freerunning_type_idSPR_IIO_MSR_IOCLKSPR_IIO_MSR_BW_INSPR_IIO_MSR_BW_OUTSPR_IIO_FREERUNNING_TYPE_MAXperf_uncore_spr_imc_freerunning_type_idSPR_IMC_DCLKSPR_IMC_PQ_CYCLESSPR_IMC_FREERUNNING_TYPE_MAXspr_uncore_mmio_initspr_uncore_pci_initspr_update_device_locationspr_uncore_cpu_inituncore_type_max_boxesnum_extrauncore_get_uncoresspr_uncore_imc_freerunning_init_boxspr_upi_get_topologyspr_upi_cleanup_mappingspr_upi_set_mappingspr_uncore_pci_enable_eventspr_uncore_mmio_enable_eventalias_showspr_cha_hw_configspr_uncore_msr_disable_eventspr_uncore_msr_enable_eventicx_uncore_mmio_initicx_uncore_imc_freerunning_init_boxicx_uncore_imc_init_boxicx_uncore_pci_initicx_upi_cleanup_mappingicx_upi_set_mappingicx_upi_get_topologyicx_uncore_cpu_initicx_iio_cleanup_mappingicx_iio_set_mappingicx_iio_get_topologyicx_iio_mapping_visibleicx_cha_hw_configsnr_uncore_mmio_initsnr_uncore_mmio_disable_eventsnr_uncore_mmio_enable_eventsnr_uncore_mmio_enable_boxsnr_uncore_mmio_disable_boxsnr_uncore_mmio_init_boxmem_offsetsnr_uncore_mmio_mapsnr_uncore_pci_initsnr_uncore_pci_enable_eventsnr_m2m_uncore_pci_init_boxsnr_uncore_cpu_initsnr_pcu_hw_configsnr_iio_cleanup_mappingsnr_iio_set_mappingsnr_iio_get_topologysnr_iio_mapping_visiblesnr_cha_enable_eventsnr_cha_hw_configskx_uncore_pci_initskx_m2m_uncore_pci_init_boxskx_upi_cleanup_mappingskx_upi_set_mappingskx_upi_get_topologycpu_bus_msrskx_upi_topology_cbskx_upi_mapping_showskx_upi_mapping_visibleskx_upi_uncore_pci_init_boxskx_uncore_cpu_initskx_iio_cleanup_mappingskx_iio_set_mappingtopology_typepmu_set_mappingpmu_clear_mapping_attrskx_iio_get_topologyskx_iio_topology_cbtopology_cbskx_pmu_get_topologyskx_iio_mapping_showskx_iio_mapping_visibleskx_iio_enable_eventskx_cha_hw_configskx_cha_get_constraintskx_cha_filter_maskbdx_uncore_pci_initbdx_uncore_cpu_inithswep_uncore_pci_inithswep_uncore_irp_read_counterhswep_uncore_cpu_inithswep_has_limit_sboxhswep_pcu_hw_confighswep_uncore_sbox_msr_init_boxhswep_cbox_enable_eventhswep_cbox_hw_confighswep_cbox_get_constrainthswep_cbox_filter_maskhswep_ubox_hw_configknl_uncore_pci_initknl_uncore_imc_enable_eventknl_uncore_imc_enable_boxknl_uncore_cpu_initknl_cha_hw_configknl_cha_get_constraintknl_cha_filter_maskivbep_uncore_pci_initivbep_uncore_irp_read_counterivbep_uncore_irp_disable_eventivbep_uncore_irp_enable_eventivbep_uncore_cpu_initivbep_cbox_enable_eventivbep_cbox_hw_configivbep_cbox_get_constraintivbep_cbox_filter_maskivbep_uncore_pci_init_boxivbep_uncore_msr_init_boxsnbep_uncore_pci_initnodeid_locidmap_locsnbep_pci2phy_map_initsnbep_qpi_enable_eventsnbep_qpi_hw_configsnbep_uncore_cpu_initsnbep_pcu_hw_configsnbep_pcu_put_constraintsnbep_pcu_get_constraintsnbep_cbox_hw_configsnbep_cbox_get_constraintsnbep_cbox_filter_maskcbox_filter_mask__snbep_cbox_get_constraintsnbep_cbox_put_constraintsnbep_uncore_msr_init_boxsnbep_uncore_msr_disable_eventsnbep_uncore_msr_enable_eventsnbep_uncore_msr_enable_boxsnbep_uncore_msr_disable_boxsnbep_uncore_pci_init_boxsnbep_uncore_pci_read_countersnbep_uncore_pci_disable_eventsnbep_uncore_pci_enable_eventsnbep_uncore_pci_enable_boxsnbep_uncore_pci_disable_box__uncore_mask1_show__uncore_mask0_show__uncore_mask_vnw_show__uncore_mask_opc_show__uncore_mask_mc_show__uncore_mask_dnid_show__uncore_mask_rnid4_show__uncore_mask_rnid30_show__uncore_mask_rds_show__uncore_match1_show__uncore_match0_show__uncore_match_vnw_show__uncore_match_opc_show__uncore_match_mc_show__uncore_match_dnid_show__uncore_match_rnid4_show__uncore_match_rnid30_show__uncore_match_rds_show__uncore_filter_band3_show__uncore_filter_band2_show__uncore_filter_band1_show__uncore_filter_band0_show__uncore_filter_isoc_show__uncore_filter_c6_show__uncore_filter_nc_show__uncore_filter_opc_1_show__uncore_filter_opc_0_show__uncore_filter_opc3_show__uncore_filter_opc2_show__uncore_filter_opc_show__uncore_filter_nnm_show__uncore_filter_all_op_show__uncore_filter_local_show__uncore_filter_not_nm_show__uncore_filter_nm_show__uncore_filter_loc_show__uncore_filter_rem_show__uncore_filter_state5_show__uncore_filter_state4_show__uncore_filter_state3_show__uncore_filter_state2_show__uncore_filter_state_show__uncore_filter_nid2_show__uncore_filter_nid_show__uncore_filter_link3_show__uncore_filter_link2_show__uncore_filter_link_show__uncore_filter_cid_show__uncore_filter_tid5_show__uncore_filter_tid4_show__uncore_filter_tid3_show__uncore_filter_tid2_show__uncore_filter_tid_show__uncore_fc_mask2_show__uncore_fc_mask_show__uncore_ch_mask2_show__uncore_ch_mask_show__uncore_occ_edge_det_show__uncore_occ_edge_show__uncore_occ_invert_show__uncore_occ_sel_show__uncore_thresh5_show__uncore_thresh6_show__uncore_thresh9_show__uncore_tid_en2_show__uncore_tid_en_show__uncore_qor_show__uncore_umask_ext5_show__uncore_umask_ext4_show__uncore_umask_ext3_show__uncore_umask_ext2_show__uncore_umask_ext_show__uncore_use_occ_ctr_show__uncore_event_ext_show__uncore_event2_showuncore_freerunning_hw_configSNB_PCI_UNCORE_IMCperf_snb_uncore_imc_freerunning_typesSNB_PCI_UNCORE_IMC_DATA_READSSNB_PCI_UNCORE_IMC_DATA_WRITESSNB_PCI_UNCORE_IMC_GT_REQUESTSSNB_PCI_UNCORE_IMC_IA_REQUESTSSNB_PCI_UNCORE_IMC_IO_REQUESTSSNB_PCI_UNCORE_IMC_FREERUNNING_TYPE_MAXimc_uncore_pci_devperf_tgl_uncore_imc_freerunning_typesTGL_MMIO_UNCORE_IMC_DATA_TOTALTGL_MMIO_UNCORE_IMC_DATA_READTGL_MMIO_UNCORE_IMC_DATA_WRITETGL_MMIO_UNCORE_IMC_FREERUNNING_TYPE_MAXperf_adl_uncore_imc_freerunning_typesADL_MMIO_UNCORE_IMC_DATA_TOTALADL_MMIO_UNCORE_IMC_DATA_READADL_MMIO_UNCORE_IMC_DATA_WRITEADL_MMIO_UNCORE_IMC_FREERUNNING_TYPE_MAXadl_uncore_mmio_initadl_uncore_imc_freerunning_init_boxadl_uncore_mmio_enable_boxadl_uncore_mmio_disable_boxadl_uncore_imc_init_boxtgl_uncore_mmio_inittgl_l_uncore_mmio_inittgl_uncore_imc_freerunning_init_box__uncore_imc_init_boxnhm_uncore_cpu_initnhm_uncore_msr_enable_eventnhm_uncore_msr_enable_boxnhm_uncore_msr_disable_boxskl_uncore_pci_initbdw_uncore_pci_inithsw_uncore_pci_initivb_uncore_pci_initsnb_uncore_pci_initsnb_uncore_imc_read_countersnb_pci2phy_map_initsnb_uncore_imc_hw_configsnb_uncore_imc_event_initsnb_uncore_imc_disable_eventsnb_uncore_imc_enable_eventsnb_uncore_imc_disable_boxsnb_uncore_imc_enable_boxsnb_uncore_imc_init_boxmtl_uncore_cpu_initmtl_uncore_msr_init_boxadl_uncore_cpu_initadl_uncore_msr_exit_boxadl_uncore_msr_disable_boxadl_uncore_msr_enable_boxadl_uncore_msr_init_boxtgl_uncore_cpu_initrkl_uncore_msr_init_boxicl_uncore_cpu_initskl_uncore_cpu_initskl_uncore_msr_exit_boxskl_uncore_msr_enable_boxskl_uncore_msr_init_boxsnb_uncore_cpu_initsnb_uncore_msr_exit_boxsnb_uncore_msr_enable_boxsnb_uncore_msr_init_boxsnb_uncore_msr_disable_eventsnb_uncore_msr_enable_event__uncore_threshold_show__uncore_cmask8_show__uncore_cmask5_show__uncore_chmask_showtable1status_offsetnum_statustable3uncore_global_discoveryctl_offsetctr_offsetbox_typebox_iduncore_unit_discoveryintel_uncore_discovery_typebox_ctrlbox_ctrl_diecounter_widthintel_uncore_generic_uncore_mmio_initintel_uncore_generic_uncore_pci_initintel_uncore_generic_uncore_cpu_initintel_uncore_generic_init_uncoresintel_generic_uncore_mmio_disable_eventintel_generic_uncore_mmio_enable_eventintel_generic_uncore_mmio_enable_boxintel_generic_uncore_mmio_disable_boxintel_generic_uncore_mmio_init_boxintel_generic_uncore_pci_read_counterintel_generic_uncore_pci_disable_eventintel_generic_uncore_pci_enable_eventintel_generic_uncore_pci_enable_boxintel_generic_uncore_pci_disable_boxintel_generic_uncore_pci_init_boxintel_generic_uncore_msr_disable_eventintel_generic_uncore_msr_enable_eventintel_generic_uncore_msr_enable_boxintel_generic_uncore_msr_disable_boxintel_generic_uncore_msr_init_box__uncore_thresh_showintel_uncore_clear_discovery_tablesintel_uncore_has_discovery_tables